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Abstract. Various reasons like technology progress, ﬂexi-
bility demands, shortened product cycle time and shortened
time to market have brought up the possibility and necessity
to integrate different architecture blocks on one heteroge-
neous System-on-Chip (SoC). Architecture blocks like pro-
grammableprocessorcores(DSP-andGPP-kernels), embed-
ded FPGAs as well as dedicated macros will be integral parts
of such a SoC. Especially programmable architecture blocks
and associated optimization techniques are discussed in this
contribution. Design space exploration and thus the choice
which architecture blocks should be integrated in a SoC is
a challenging task. Crucial to this exploration is the evalu-
ation of the application domain characteristics and the costs
caused by individual architecture blocks integrated on a SoC.
An ATE-cost function has been applied to examine the per-
formance of the aforementioned programmable architecture
blocks. Therefore, representative discrete devices have been
analyzed. Furthermore, several architecture dependent op-
timization steps and their effects on the cost ratios are pre-
sented.
1 Introduction
In today’s high-performance and computational intensive
systems for e.g. video processing or wireless communica-
tion a high degree of ﬂexibility and highest computational
capabilities have to be provided. But the computational de-
mands are and will be well beyond the performance of pro-
grammable processor kernels (Davis et al., 2001; Keutzer et
al., 2000). Future generations of e.g. communication stan-
dards strengthen this computational gap. On the other hand
in addition to these computational demands a high degree of
ﬂexibility is required. With a sufﬁcient degree of ﬂexibility
it is possible to add new features and to adapt the chang-
ing demands of future systems without designing a new plat-
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form and thus increasing the product life time. Therefore,
reconﬁgurable logic and programmable devices which are
able to meet these requirements are important components
in modern heterogeneous SoCs. Generally, dedicated hard-
ware implementations offer orders of magnitude better com-
putational performance at orders of magnitude lower power
dissipation. But ﬂexibility of those implementations is re-
stricted to weak programmability.
Altogether, awell-balancedarchitectureofasophisticated,
high performance SoC has to include different types of these
architecture blocks in order to provide the required perfor-
mance (throughput rate) at reasonable costs (area, power dis-
sipation) on one hand and ensuring sufﬁcient ﬂexibility on
the other.
Partitioning a system in system blocks and mapping these
system blocks on adequate architecture blocks is a challeng-
ing task discussed e.g. in the corresponding paper within this
proceedings (Feldk¨ amper et al., 2002). In this contribution
an ATE-cost function which is the product of chip area, clock
period and energy per calculated sample has been applied to
determine quantitative results for architecture blocks whose
features in terms of several parameters are depicted qualita-
tively in Fig. 1. In this paper we will focus on the metrics of
programmable kernels. In the following especially features
of programmable architecture blocks (see Sect. 2) will be ex-
amined. Therefore, an exemplary device from each category
(GPP, DSP, ASIP) is considered.
2 Optimization
Several optimization steps have been applied individually to
ensure that the considered programmable architecture blocks
nearly perform optimally in terms of throughput rate and
power dissipation. In the following, three exemplary devices
and associated optimization techniques are presented.172 T. von Sydow et al.: Performance analysis
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Abstract.  Various reasons like technology progress, flexibility demands, shortened product cycle time and 
shortened time to market have brought up the possibility and necessity to integrate different architecture blocks 
on one heterogeneous System-on-Chip (SoC). Architecture blocks like programmable processor cores (DSP- and 
GPP-kernels), embedded FPGAs as well as dedicated macros will be integral parts of such a SoC. Especially 
programmable architecture blocks and associated optimization techniques are discussed in this contribution. 
Design space exploration and thus the choice which architecture blocks should be integrated in a SoC is a 
challenging task. Crucial to this exploration is the evaluation of the application domain characteristics and the 
costs caused by individual architecture blocks integrated on a SoC. An ATE-cost function has been applied to 
examine the performance of the aforementioned programmable architecture blocks. Therefore, representative 
discrete devices have been analyzed. Furthermore, several architecture dependent optimization steps and their 
effects on the cost ratios are presented. 
1 Introduction 
In today's high-performance and computational intensive systems for e.g. video processing or wireless 
communication a high degree of flexibility and highest computational capabilities have to be provided. But the 
computational demands are and will be well beyond the performance of programmable processor kernels (Davis, 
R, et al., 2001; Keutzer, K., et al., 2000). Future generations of e.g. communication standards strengthen this 
computational gap. On the other hand in addition to these computational demands a high degree of flexibility is 
required. With a sufficient degree of flexibility it is possible to add new features and to adapt the changing 
demands of future systems without designing a new platform and thus increasing the product life time. 
Therefore, reconfigurable logic and programmable devices which are able to meet these requirements are 
important components in modern heterogeneous SoCs. Generally, dedicated hardware implementations offer or-
ders of magnitude better computational performance at orders of magnitude lower power dissipation. But 
flexibility of those implementations is restricted to weak programmability. 
Altogether, a well-balanced architecture of a sophisticated, high performance SoC has to include different types 
of these architecture blocks in order to provide the required performance (throughput rate) at reasonable costs 
(area, power dissipation) on one hand and ensuring sufficient flexibility on the other. 
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Figure 1. Trade-off between flexibility, performance and power consumption 
Partitioning a system in system blocks and mapping these system blocks on adequate architecture blocks is a 
challenging task discussed e.g. in the corresponding paper within this proceedings (Feldkämper, H., et al.; 2002). 
In this contribution an ATE-cost function which is the product of chip area, clock period and energy per 
calculated sample has been applied to determine quantitative results for architecture blocks whose features in 
programmable 
architecture blocks 
Fig. 1. Trade-off between ﬂexibility, performance and power con-
sumption.  
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Fig.2. Criticalpathdiagramofthenon-optimized(a)andoptimized
(b) add/reg operation.
2.1 ASIP
The Trimedia (Trimedia website) is a so-called Application
Speciﬁc Instruction Set Processor (ASIP) developed for ap-
plications out of the multimedia domain. Therefore, video
and audio interfaces already have been integrated. Addition-
ally, the Trimedia ASIP contains a coprocessor most suitable
for video and audio signal processing tasks. The processor
core is based on a VLIW architecture including ﬁve issue
slots. Hence, up to ﬁve different instructions could be exe-
cuted per cycle.
Figure 2 shows the so-called critical path diagram of a
loop. This loop of an exemplary add/reg-operation, which
consists of basic arithmetical and register transfer operations
applied in (Feldk¨ amper et al., 2000) amounts for 88% of
the total execution time. The utilization of the available is-
sue slots with ASIP speciﬁc operations is depicted. Opera-
tions are visualized by boxes and the interdependencies be-
tween them are depicted by lines. The critical path diagram
depicted in Fig. 2b could be achieved by performing ASIP
suited software optimization steps such as software pipelin-
ing, common subexpression elimination and application of
custom operations. Also power dissipation was examined
for different code versions (Fig. 3). With each optimiza-
terms of several parameters are depicted qualitatively in Figure 1. In this paper we will focus on the metrics of 
programmable kernels. In the following especially features of programmable architecture blocks (see section 2) 
will be examined. Therefore, an exemplary device from each category (GPP, DSP, ASIP) is considered. 
2 Optimization 
Several optimization steps have been applied individually to ensure that the considered programmable 
architecture blocks nearly perform optimally in terms of throughput rate and power dissipation. In the following, 
three exemplary devices and associated optimization techniques are presented. 
2.1 ASIP 
The Trimedia (Trimedia website) is a so-called Application Specific Instruction Set Processor (ASIP) developed 
for applications out of the multimedia domain. Therefore, video and audio interfaces already have been 
integrated. Additionally, the Trimedia ASIP contains a coprocessor most suitable for video and audio signal 
processing tasks. The processor core is based on a VLIW architecture including five issue slots. Hence, up to 
five different instructions could be executed per cycle. 
Figure 2 shows the so-called critical path diagram of a loop. This loop of an exemplary add/reg-operation, which 
consists of basic arithmetical and register transfer operations applied in (Feldkämper, H.T., et al., 2000) amounts 
for 88 % of the total execution time. The utilization of the available issue slots with ASIP specific operations is 
depicted. Operations are visualized by boxes and the interdependencies between them are depicted by lines. The 
critical path diagram depicted in Figure 2b could be achieved by performing ASIP suited software optimization 
steps such as software pipelining, common subexpression elimination and application of custom operations. 
Also power dissipation was examined for different code versions (Figure 3). With each optimization step the 
execution time decreases which was mainly accomplished by an improvement of the instruction level 
parallelism. This leads to an increase of the power dissipation. However, the consumed energy per sample 
decreases with each optimization step. This is due to the fact, that the number of achieved output samples per 
time increases more decisively than the power dissipation. The energy per sample is the metric which has to be 
chosen instead of the power consumption. 
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Figure 2. Critical path diagram of the non-optimized a) and optimized b) 
add/reg operation 
Figure 3. add/reg operation for the TM1000 (absolute power 
dissipation) 
2.2 DSP 
The TMS320C6711 (TMS320C6711 website) is a high sophisticated DSP. The underlying processor core is a 
VLIW-architecture providing eight issue slots. Thus, it is able to execute up to eight different instructions per 
cycle. 
In the following the effects achieved by applying several optimization steps are illustrated. The examined basic 
operator of this example is a median filter based on an odd-even transposition network (Pitas, Venetsanopoulos, 
1990). In Figure  4 the throughput rate and the relative energy per sample are depicted over the applied 
optimization steps. 
Optimization Steps 
Fig. 3. add/reg operation for the TM1000 (absolute power dissipa-
tion).
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Figure 4. Optimization steps applied to TI TMS320C6711 and associated effects 
The following optimization steps have been applied: 
1. Plain C implementation without any optimization 
2. Data type adaptation: Change-over memory data types to register data types 
3. Adaptation of the utilized algorithm (Gupta, R.; Evripidou, P.; 1993) 
4. Function inlining 
5. Utilization of suitable keywords (e.g. compiler directives, restricted pointer etc.). 
As can be seen from Figure 4 the achieved throughput rate increases with every optimization step. Especially 
step 4 has been most suitable to gain performance. The energy per sample decreases with every optimization 
step. The adaptation of data types has been the outstanding optimization step in terms of reducing energy per 
sample: Memory data types have been changed in register data types. Thus, unnecessary memory accesses 
generally consuming more energy have been avoided. 
2.3 GPP with MMX 
Due to the high clock speeds and Multimedia Extensions (MMX) modern GPPs are also suitable to meet the 
high demands caused by complex signal processing algorithms. In this work the Pentium MMX in a low power 
version (Pentium website) has been analyzed. In contrast to the processors described before this processor core 
architecture is based on a superscalar concept. 
In the following the effects which arise from utilizing the MMX instruction set extensions applied on a 
2D-FIR filter with variable coefficients are shown (see Figure 5 and 6). Due to the variable coefficients real 
multiplication have to be applied. The MMX implementation outperforms the plain C implementation 
independent of the number of filter taps. One interesting aspect are the discontinutities which can be seen in 
Figure 6. This is caused by the utilization of the SIMD instruction PMADDWD (packed multiply and add word). 
The filter window is processed line by line. This instruction is able to handle four 16 bit values at once. Thus, 
due to the line by line processing mode and the ability to handle four values e.g. a 5x5 filter mask is a 
disadvantageous case, because one line consists of five values. Due to that, two PMADDWD instructions have to 
be utilized whereas one PMADDWD instruction calculates just one input sample. Hence, optimal filter windows 
are multiples of four. 
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Figure 5. Comparison Plain C vs. MMX implementation  Figure 6. Enhancement using MMX instructions 
Optimization Steps 
Fig. 4. Optimization steps applied to TI TMS320C6711 and asso-
ciated effects.
tion step the execution time decreases which was mainly ac-
complished by an improvement of the instruction level par-
allelism. This leads to an increase of the power dissipation.
However, the consumed energy per sample decreases with
each optimization step. This is due to the fact, that the num-
ber of achieved output samples per time increases more de-
cisively than the power dissipation. The energy per sample
is the metric which has to be chosen instead of the power
consumption.
2.2 DSP
The TMS320C6711 (TMS320C6711 website) is a high so-
phisticated DSP. The underlying processor core is a VLIW-
architecture providing eight issue slots. Thus, it is able to
execute up to eight different instructions per cycle.
In the following the effects achieved by applying several
optimization steps are illustrated. The examined basic op-
erator of this example is a median ﬁlter based on an odd-
even transposition network (Pitas, Venetsanopoulos; 1990).
In Fig. 4 the throughput rate and the relative energy per sam-
ple are depicted over the applied optimization steps.T. von Sydow et al.: Performance analysis 173
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The following optimization steps have been applied:
1. Plain C implementation without any optimization
2. Data type adaptation: Change-over memory data types
to register data types
3. Adaptation of the utilized algorithm (Gupta, Evripidou;
1993)
4. Function inlining
5. Utilization of suitable keywords (e.g. compiler direc-
tives, restricted pointer etc.).
As can be seen from Fig. 4 the achieved throughput rate
increases with every optimization step. Especially step 4
has been most suitable to gain performance. The energy per
sample decreases with every optimization step. The adap-
tation of data types has been the outstanding optimization
step in terms of reducing energy per sample: Memory data
types have been changed in register data types. Thus, unnec-
essary memory accesses generally consuming more energy
have been avoided.
2.3 GPP with MMX
Due to the high clock speeds and Multimedia Extensions
(MMX) modern GPPs are also suitable to meet the high de-
mands caused by complex signal processing algorithms. In
this work the Pentium MMX in a low power version (Pen-
tium website) has been analyzed. In contrast to the proces-
sorsdescribedbeforethisprocessorcorearchitectureisbased
on a superscalar concept.
In the following the effects which arise from utilizing the
MMX instruction set extensions applied on a 2D-FIR ﬁl-
ter with variable coefﬁcients are shown (see Figs. 5 and 6).
Due to the variable coefﬁcients real multiplication have to be
applied. The MMX implementation outperforms the plain
C implementation independent of the number of ﬁlter taps.
One interesting aspect are the discontinutities which can be
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  Fig. 6. Enhancement using MMX instructions.
seen in Fig. 6. This is caused by the utilization of the SIMD
instruction PMADDWD (packed multiply and add word).
The ﬁlter window is processed line by line. This instruction
is able to handle four 16 bit values at once. Thus, due to the
line by line processing mode and the ability to handle four
values, e.g. a 5 × 5 ﬁlter mask is a disadvantageous case,
because one line consists of ﬁve values. Due to that, two
PMADDWD instructions have to be utilized whereas one
PMADDWD instruction calculates just one input sample.
Hence, optimal ﬁlter windows are multiples of four.
3 Results
In the following a cost evaluation of all aforementioned pro-
grammable architecture blocks concerning different basic
operations is presented (see Fig. 7). The costs of other ar-
chitecture blocks like FPGAs, physically optimized macros
and semi-custom solutions are also depicted in this context.
Thus, it is possible to compare different architecture blocks
providing different architecture speciﬁc characteristics. Con-
sidering the energy per sample as well as throughput rate
and the required area, the cost function motivated in detail
in (Feldk¨ amper et al., 2002) was applied here to exemplary
basic operations. In this ﬁgure the cost ratios between dif-
ferent kinds of architecture blocks can be seen. The chosen
ASIP is the aforementioned Trimedia.
For each operation the costs are normalized to that of
the physically optimized implementation. In terms of pro-
grammable architecture blocks it has been distinguished be-
tween differential energy per sample (free computational re-
sources) and absolute energy per sample (ﬁrst instantiation)
(see Feldk¨ amper et al., 2002). For the differential results the
cost ratio between a physically optimized and an ASIP based
implementation spans from at least 4 to 7 orders of magni-
tude. FPGAbasedimplementationsshowcostswhichmostly
lie between the hard macro implementations and the soft-
ware implementations on an ASIP. One interesting aspect is
the implementation of operations like ﬁltering on dedicated174 T. von Sydow et al.: Performance analysis  
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Fig. 7. Exemplary comparison of normalized ATE-cost ratios.  
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Fig. 8. Comparison of cost ratios for programmable processors.
coprocessor structures which are available on the applied Tri-
media ASIP. Results for the FIR ﬁlter executed on the copro-
cessor device lead to minor costs compared to the execution
ontheASIPCPU.Thisexampleshowswhatdramaticperfor-
mance gains are achievable if programmable processors are
integrated together with dedicated and optimized coproces-
sor devices. Coprocessors can relieve the ASIP CPU in order
to attain this valuable resource for other algorithms which re-
quire less computational performance but demand for a high
degree of ﬂexibility. Considering absolute power consump-
tion the total cost ratio between ASIP and physically opti-
mized implementation even increases by up to two additional
orders of magnitude.
In Fig. 8 the normalized costs are depicted for implemen-
tations on the discussed programmable processors including
the aforementioned optimization techniques.
Implementations on the DSP architecture TMS320C6711
and the ASIP Trimedia are compared to implementations on
the described General Purpose (GP) processor. For the GP
processor, it is further differentiated between plain C imple-
mentations and optimized software implementations apply-
ing the MMX coprocessor unit. The implementation costs
for the ﬁrst instantiation of operations differ by up to three
orders of magnitude. Several aspects can be emphasized:
– As to be expected, the implementation costs on the GP
processor are higher than on the DSP or ASIP architec-
ture.
– The MMX unit reduces the implementation costs on a
GP processor by about one order of magnitude for those
operations they are suited for (e.g. median, FIR ﬁlter-
ing).
– For both Trimedia and TMS320C6711 the costs be-
tween ﬁrst and second instantiation differ by about
1.5 orders of magnitude.
– The DSP and ASIP implementations differ according to
their suitability of the instruction set architecture (ISA)
concerning the operation to be performed. For example,
the blockmatching operation mainly consists of calcu-
lating the sum of pixel differences. This is optimally
supported by a Trimedia command (ume8uu). As the
TMS320C6711 architecture does not support this type
of operation the resulting cost is worse.
4 Conclusions
Programmable architecture blocks are easily adaptable to
changing constraints by customizing program code. Thus,
they provide a high degree of ﬂexibility. Additionally today’sT. von Sydow et al.: Performance analysis 175
programmable devices yield high throughput rates. Never-
theless, in many cases they are not able to meet the required
constraints in terms of e.g. power consumption and through-
put rate. As mentioned in the introduction Systems-on-Chip
(SoC) will be well-balanced architectures consisting of dif-
ferent architecture blocks. In this context due to their inher-
ent ﬂexibility programmable architecture blocks will be one
integral part of modern SoCs.
It has been shown here, that the ATE cost ratios between
different programmable architecture blocks vary up to ﬁve
orders of magnitude. It is most decisive for the costs how the
underlying instruction set and thus the underlying processor
architecture matches the requirements of the particular oper-
ator. Differences in terms of ATE-costs between dedicated
physically optimized macros and programmable devices can
amount up to seven orders of magnitude.
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